

$\text{Bus} <0>$




Figure 1
(Prior Art)




Figure 2
(Prior Art)

Clock Signal

**Figure 4
(Prior Art)**

				component section
1	A0	IO4		
2	A1	IO4		
3	A2	IO4		
4	A3	IO4		

IO4	
{VinH, VinL,...}	

400	
{IV Curve VTCurve}	model section

Figure 3 (Prior Art)




Figure 5

U4

Memory

B0

B1

B2

B3

A2

A3

A4

U2

Memory

B0

B1

B2

B3

A1

A2

A3

A4

U3

Register

C9

C10

A1

B1

C1


D1

C7

B1


C1

D1



Clock Signal

Figure 6






Fig. 7A

705A




Figure 8




Figure 9





Figure 10



4006372632 0306402

Figure 11




Figure 12

